Note 1: When logic “1” the STR input forces the display RAM address 10000000 (which corresponds to row 1)
has to be selected by the 8 bit sequences. Cascaded V6118s are synchronized in this way. The LCD
picture is rebuilt starting from row 1 each time data is written to the display RAM.
Copyright © 2004, EM Microelectronic-Marin SA