datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

ISB35000 View Datasheet(PDF) - STMicroelectronics

Part Name
Description
View to exact match
ISB35000
ST-Microelectronics
STMicroelectronics ST-Microelectronics
ISB35000 Datasheet PDF : 15 Pages
First Prev 11 12 13 14 15
ISB35000 SERIES
Table 9. LVTTL Interface DC Electrical Characteristics (Note 1)
Symbol
VIL
VIH
VOL
Parameter
Low Level Input Voltage
High Level Input Voltage
Low Level Output Voltage
Conditions
Min
Typ
2.0
IOL = Rated Buffer
0.2
Current
VOH High Level Output Voltage
IOH = Rated Buffer 2.4
3.0
Current
Vt +
Schmitt Trigger +Ve
1.7
Threshold
Vt -
Schmitt Trigger -Ve
Threshold
0.9
1.1
Note 1. These are normal Voltage and extended temperature specifications VDD from 3.0 V to 3.6 V
Temperature Ambient from -55 to 125 degrees Centigrade
Note 2. Adherence to rules in Power Pin / Pad Specifications Required
Note 3. Refer to the ISB35000 Gate Array Specification for full Testing Levels and Conditions
Note 4. Buffers offered in 2, 4, 8, 12, 16, and 24 mA TTL options
Max
0.8
0.4
Unit
Volts
Volts
Volts
Notes
2,3
2,3
2,3,4
Volts 2,3,4
1.9
Volts
2,3
Volts
2,3
Table 10. LVCMOS Interface DC Electrical Characteristics (Note 1)
Symbol
VIL
VIH
VOL
Parameter
Low Level Input Voltage
High Level Input Voltage
Low Level Output Voltage
Conditions
Min
Typ
Max
Unit Notes
0.2xVDD Volts 2,3,4
0.8xVDD
Volts 2,3,4
IOL = Rated Buffer
Current
0.2
0.4
Volts 2,3,4,5,6
VOH High Level Output Voltage
IOH = Rated Buffer 0.85
0.9
Current
x
x
VDD
VDD
Volts 2,3,4,5,6
Vt +
Schmitt Trigger +Ve
Threshold
1.7
1.9
Volts
2,3
Vt -
Schmitt Trigger -Ve
Threshold
0.9
1.1
Volts
2,3
Note 1. These are extended voltage and temperature specifications
VDD from 2.7 V to 3.6 V
Temperature Ambient from -55 to 125 degrees Centigrade
Note 2. Adherence to rules in Power Pin / Pad Specifications Required
Note 3. Refer to the ISB35000 Gate Array Specification for full Testing Levels and Conditions
Note 4. Buffers offered in 2, 4, and 8 mA CMOS options
Note 5. Note only one CMOS buffer may sink or source DC current when parametric measurements are taken due to the reason that the power
supply specifications for CMOS product are not written to support DC current. If more than one buffer is active voltage drops in the
supply may cause false failure readings.
Note 6. If no buffers are sinking or sourcing current and all internal pull up or pull down resistors in bidi buffers have been disabled by having
the T2 Test Pin positive V OL (max) = 0.05 Volts and VOH (min)=VDD-0.05 Volts
14/15
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]