datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

MAX1544 View Datasheet(PDF) - Maxim Integrated

Part Name
Description
View to exact match
MAX1544 Datasheet PDF : 42 Pages
First Prev 31 32 33 34 35 36 37 38 39 40 Next Last
Dual-Phase, Quick-PWM Controller for
AMD Hammer CPU Core Power Supplies
Output Capacitor Stability Considerations
For Quick-PWM controllers, stability is determined by
the value of the ESR zero relative to the switching fre-
quency. The boundary of instability is given by the fol-
lowing equation:
where:
and:
fESR
fSW
π
fESR
=
1
2πREFFCOUT
REFF = RESR + AVPSRSENSE + RPCB
where COUT is the total output capacitance, RESR is the
total equivalent-series resistance, RSENSE is the
current-sense resistance, AVPS is the voltage-positioning
gain, and RPCB is the parasitic board resistance
between the output capacitors and sense resistors.
For a standard 300kHz application, the ESR zero fre-
quency must be well below 95kHz, preferably below
50kHz. Tantalum, Sanyo POSCAP, and Panasonic SP
capacitors in widespread use at the time of publication
have typical ESR-zero frequencies below 50kHz. For
example, the ESR needed to support a 30mVP-P ripple
in a 40A design is 30mV/(40A × 0.3) = 2.5m. Four
330µF/2.5V Panasonic SP (type XR) capacitors in paral-
lel provide 2.5m(max) ESR. Their typical combined
ESR results in a zero at 40kHz.
Ceramic capacitors have a high ESR zero frequency,
but applications with significant voltage positioning can
take advantage of their size and low ESR. Do not put
high-value ceramic capacitors directly across the
output without verifying that the circuit contains enough
voltage positioning and series PC board resistance to
ensure stability. When only using ceramic output
capacitors, output overshoot (VSOAR) typically deter-
mines the minimum output capacitance requirement.
Their relatively low capacitance value can cause output
overshoot when stepping from full-load to no-load con-
ditions, unless a small inductor value is used (high
switching frequency) to minimize the energy transferred
from inductor to capacitor during load-step recovery.
The efficiency penalty for operating at 550kHz is about
5% when compared to the 300kHz circuit, primarily due
to the high-side MOSFET switching losses.
Unstable operation manifests itself in two related but
distinctly different ways: double-pulsing and feedback
loop instability. Double-pulsing occurs due to noise on
the output or because the ESR is so low that there is
not enough voltage ramp in the output voltage signal.
This foolsthe error comparator into triggering a new
cycle immediately after the minimum off-time period
has expired. Double-pulsing is more annoying than
harmful, resulting in nothing worse than increased out-
put ripple. However, it can indicate the possible pres-
ence of loop instability due to insufficient ESR. Loop
instability can result in oscillations at the output after
line or load steps. Such perturbations are usually
damped, but can cause the output voltage to rise
above or fall below the tolerance limits.
The easiest method for checking stability is to apply a
very fast zero-to-max load transient and carefully
observe the output voltage ripple envelope for over-
shoot and ringing. It can help to simultaneously monitor
the inductor current with an AC current probe. Do not
allow more than one cycle of ringing after the initial
step-response under/overshoot.
Input Capacitor Selection
The input capacitor must meet the ripple current
requirement (IRMS) imposed by the switching currents.
The multiphase Quick-PWM controllers operate out-of-
phase, while the Quick-PWM slave controllers provide
selectable out-of-phase or in-phase on-time triggering.
Out-of-phase operation reduces the RMS input current
by dividing the input current between several stag-
gered stages. For duty cycles less than 100%/ηOUTPH
per phase, the IRMS requirements may be determined
by the following equation:
IRMS
=

ILOAD
ηOUTPH VIN 
ηOUTPHVOUT(VIN − ηOUTPHVOUT)
where ηOUTPH is the total number of out-of-phase switch-
ing regulators. The worst-case RMS current requirement
occurs when operating with VIN = 2ηOUTPHVOUT. At this
point, the above equation simplifies to IRMS = 0.5 ×
ILOAD/ηOUTPH.
For most applications, nontantalum chemistries (ceramic,
aluminum, or OS-CON) are preferred due to their resis-
tance to inrush surge currents typical of systems with a
mechanical switch or connector in series with the input. If
the Quick-PWM controller is operated as the second
stage of a two-stage power-conversion system, tantalum
input capacitors are acceptable. In either configuration,
choose an input capacitor that exhibits less than 10°C
temperature rise at the RMS input current for optimal cir-
cuit longevity.
OS-CON is a trademark of Sanyo.
______________________________________________________________________________________ 33
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]