datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

KM44H16030BC-GZ View Datasheet(PDF) - Samsung

Part Name
Description
View to exact match
KM44H16030BC-GZ
Samsung
Samsung Samsung
KM44H16030BC-GZ Datasheet PDF : 49 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
128Mb DDR SDRAM
Target
3.3.12 Write with Auto Precharge
If A10 is high when write command is issued , the write with auto-precharge function is performed. Any new
command to the same bank should not be issued until the internal precharge is completed. The internal pre-
charge begins after keeping tWR(min).
< Burst Length=4 >
0
CK
CK
Command
BANK A
ACTIVE
1
2
3
NOP
WRITE A
Auto Precharge
NOP
DQS
4
NOP
5
NOP
6
NOP
DQ s
Din 0 Din 1 Din 2 Din 3
tWR
7
8
NOP
NOP
* Bank can be reactivated at
completion of tRP
tRP
Internal precharge start
Figure 20. Write with auto precharge timing
Burst length = 4
Asserted
command
WRITE
3
WRITE+
No AP*1
4
WRITE+
No AP
For same Bank
5
6
WRITE+
No AP
Illegal
For Different Bank
7
8
3
4
5
6
7
Illegal Illegal Legal Legal Legal Legal Legal
WRITE+
AP
WRITE+ WRITE+
AP
AP
WRITE+
AP
Illegal
Illegal Illegal Legal Legal Legal Legal Legal
READ
Illegal
READ+NO READ+NO
AP+DM*2
AP+DM
READ+
NO AP
READ+
NO AP
Illegal Illegal Illegal
Legal Legal Legal
READ+AP Illegal
READ +
AP+DM
READ +
AP+DM
READ +
AP
READ +
AP
Illegal
Illegal
Illegal
Legal
Legal
Legal
Active
Illegal
Illegal
Illegal
Illegal Illegal Illegal Legal Legal Legal
Precharge Illegal
Illegal
Illegal
Illegal Illegal Illegal Legal Legal Legal
*1 : AP = Auto Precharge
*2 : DM : Refer to " 3.3.7 Write Interrupted by a Read & DM " in page 25.
Table 7. Operating description when new command asserted
while write with auto precharge is issued
Legal
Legal
Legal
Legal
- 30 of 63 -
REV. 0.61 August 9. '99
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]