datasheetbank_Logo   Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site
Part Name :   

KM44H16030T-GZ View Datasheet(PDF) - Samsung

Part NameDescriptionManufacturer
KM44H16030T-GZ 128Mb DDR SDRAM Samsung
Samsung Samsung
KM44H16030T-GZ Datasheet PDF : 49 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
128Mb DDR SDRAM
Target
3.3.7 Write Interrupted by a Read & DM
A burst write can be interrupted by a read command of any bank. The DQs must be in the high impedance
state at least one clock cycle before the interrupting read data appear on the outputs to avoid data contention.
When the read command is registered, any residual data from the burst write cycle must be masked by DM.
The delay from the last data to read command (tCDLR) is required to avoid the data contention DRAM inside.
Data that are presented on the DQ pins before the read command is initiated will actually be written to the
memory. Read command interrupting write can not be issued at the next clock edge of that of write command.
< Burst Length=8, CAS Latency=2 >
0
1
2
3
CK
CK
4
5
6
Command NOP
CAS Latency=2
DQS
DQ s
CAS Latency=2
DQS
DQ s
DM
WRITE
NOP
tDQSSmax
NOP
NOP
tCDLR
READ
NOP
tWPRES
tDQSSmin
Din 0
Din 1
Din 2
Din 3 Din 4
tCDLR
Din 5
Din 6
Din 7
tWPRES
Din 0
Din 1
Din 2
Din 3
Din 4
Din 5
Din 6
Din 7
7
8
NOP
NOP
Dout 0 Dout 1 Dout 2 Do
Dout 0 Dout 1 Dout 2 Do
Figure 15. Write interrupted by a read and DM timing
The following function established how a Read command may interrupt a Write burst and which input data is
not written into the memory.
1. For Read commands interrupting a Write burst, the minimum Write to Read command delay is 2 clock
cycles. The case where the Write to Read delay is 1 clock cycle is disallowed
2. For Read commands interrupting a Write burst, the DM pin must be used to mask the input data words
whcich immediately precede the interrupting Read operation and the input data word which immediately
follows the interrupting Read operation
3. For all cases of a Read interrupting a Write, the DQ and DQS buses must be released by the driving chip
(i.e., the memory controller) in time to allow the buses to turn around before the DDR SDRAM drives them
during a read operation.
4. If input Write data is masked by the Read command, the DQS input is ignored by the DDR SDRAM
- 25 of 63 -
REV. 0.61 August 9. '99
Direct download click here
 

Share Link : Samsung
All Rights Reserved © datasheetbank.com 2014 - 2019 [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]