datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

KM44H16040BB-GZ View Datasheet(PDF) - Samsung

Part Name
Description
View to exact match
KM44H16040BB-GZ
Samsung
Samsung Samsung
KM44H16040BB-GZ Datasheet PDF : 49 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
128Mb DDR SDRAM
3.3.3 Read Interrupted by a Read
Target
A Burst Read can be interrupted before completion of the burst by new Read command of any bank. When
the previous burst is interrupted, the remaining addresses are overridden by the new address with the full burst
length. The data from the first Read command continues to appear on the outputs until the CAS latency from
the interrupting Read command is satisfied. At this point the data from the interrupting Read command
appears. Read to Read interval is minimum 1 Clock.
< Burst Length=4, CAS Latency=2 >
0
1
2
3
4
5
CK
CK
Command READ A
READ B
NOP
NOP
NOP
NOP
CAS Latency=2
DQS
DQ s
Dout A0 Dout A1 Dout B0 Dout B1 Dout B2 Dout B3
6
NOP
7
NOP
8
NOP
Figure 11. Read interrupted by a read timing
3.3.4 Read Interrupted by a Write & Burst Stop
To interrupt a burst read with a write command, Burst Stop command must be asserted to avoid data conten-
tion on the I/O bus by placing the DQs(Output drivers) in a high impedance state. To insure the DQs are tri-
stated one cycle before the beginning the write operation, Burst stop command must be applied at least 2
clock cycles for CL=2 and at least 3 clock cycles for CL=2.5 before the Write command.
< Burst Length=4, CAS Latency=2 >
0
1
2
CK
CK
Command READ
Burst Stop
NOP
3
WRITE
4
NOP
5
NOP
6
NOP
7
NOP
8
NOP
CAS Latency=2
DQS
DQ s
Dout 0 Dout 1
Din 0 Din 1 Din 2 Din 3
Figure 12. Read interrupted by a write and burst stop timing.
The following functionality establishes how a Write command may interrupt a Read burst.
1. For Write commands interrupting a Read burst, a Burst Terminate command is required to stop the read
burst and tristate the DQ bus prior to valid input write data. Once the Burst Terminate command has been
issued, the minimum delay to a Write command = RU(CL) [CL is the CAS Latency and RU means round up
to the nearest integer].
2. It is illegal for a Write command to interrupt a Read with autoprecharge command.
- 22 of 63 -
REV. 0.61 August 9. '99
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]