NanoAmp Solutions, Inc.
Power Savings with Page Mode Operation (WE = VIH)
Note: Page mode operation is a method of addressing the SRAM to save operating current. The internal
organization of the SRAM is optimized to allow this unique operating mode to be used as a valuable power
The only thing that needs to be done is to address the SRAM in a manner that the internal page is left open
and 16-bit words of data are read from the open page. By treating addresses A1 - A4 as the least
significant bits and addressing the 16 words within the open page, power is reduced to the page mode
value which is considerably lower than standard operating currents for low power SRAMs.
Stock No. 23451-B 2/06
The specification is ADVANCE INFORMATION and subject to change without notice.