datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

STA381BW View Datasheet(PDF) - STMicroelectronics

Part Name
Description
View to exact match
STA381BW Datasheet PDF : 174 Pages
First Prev 41 42 43 44 45 46 47 48 49 50 Next Last
I2C bus specification
5
I2C bus specification
STA381BW
The STA381BW supports the I2C protocol via the input ports SCL and SDA_IN (master to
slave) and the output port SDA_OUT (slave to master). This protocol defines any device
that sends data on to the bus as a transmitter and any device that reads the data as a
receiver. The device that controls the data transfer is known as the master and the other as
the slave. The master always starts the transfer and provides the serial clock for
synchronization. The STA381BW is always a slave device in all of its communications. It
supports up to 400 kb/sec rate (fast-mode bit rate). The STA381BW I2C is a slave-only
interface. The I2C interface works properly only in the case that the master clock generated
by the PLL has a frequency 10 times higher compared to the frequency of the applied SCL
signal.
5.1
5.1.1
5.1.2
5.1.3
5.1.4
Communication protocol
Data transition or change
Data changes on the SDA line must only occur when the SCL clock is low. An SDA
transition while the clock is high is used to identify a START or STOP condition.
Start condition
START is identified by a high-to-low transition of the data bus SDA signal while the clock
signal SCL is stable in the high state. A START condition must precede any command for
data transfer.
Stop condition
STOP is identified by a low-to-high transition of the data bus SDA signal while the clock
signal SCL is stable in the high state. A STOP condition terminates communication between
the STA381BW and the bus master.
Data input
During the data input the STA381BW samples the SDA signal on the rising edge of clock
SCL. For correct device operation, the SDA signal must be stable during the rising edge of
the clock and the data can change only when the SCL line is low.
5.2
Device addressing
To start communication between the master and the STA381BW, the master must initiate
with a start condition. Following this, the master sends to the SDA line 8 bits (MSB first)
corresponding to the device select address and read or write mode.
The seven most significant bits are the device address identifiers, corresponding to the I2C
bus definition. In the STA381BW the I2C interface has two device addresses depending on
the SA port configuration, 0x38 when SA = 0, and 0x3A when SA = 1.
The eighth bit (LSB) identifies read or write operation RW, this bit is set to 1 for read mode
and to 0 for write mode. After a START condition the STA381BW identifies on the bus the
42/174
DocID018835 Rev 8
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]