ISL6260CRZ-TI View Datasheet(PDF) - Intersil

Part Name

Description

View to exact match

ISL6260CRZ-TI

Multiphase Core Regulator for IMVP-6 Mobile CPUs

Intersil 

ISL6260, ISL6260B

Absolute Maximum Ratings

Supply Voltage, VDD . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 - +7V

Battery Voltage, VIN. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +25V

Open Drain Outputs, PGOOD, VR_TT# . . . . . . . . . . . . . -0.3 - +7V

ALL OTHER PINS . . . . . . . . . . . . . . . . . . . . . -0.3V to (VDD + 0.3V)

Operating Conditions

Temperature Range . . . . . . . . . . . . . . . . . . . . . . . . . .-10°C to 100°C

Supply Voltage Range (Typical). . . . . . . . . . . . . . . . . . . . . +5V ±5%

Thermal Information

Thermal Resistance

θJA (°C/W) θJC (°C/W)

QFN Package (Notes 1, 2) . . . . . . . . .

30

5.5

Maximum Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . 150°C

Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . .-65°C to +150°C

Maximum Lead Temperature (Soldering, 10s). . . . . . . . . . . . +300°C

CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the

device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:

1. θJA is measured with the component mounted on a low effective thermal conductivity test board in free air. See Tech Brief TB379 for details.

2. For θJC, the “case temp” location is the center of the exposed metal pad on the package underside.

Electrical Specifications Operating Conditions: VDD = 5V, TA = -10°C to +100°C, unless otherwise noted.

PARAMETER

SYMBOL

TEST CONDITIONS

MIN

TYP

INPUT POWER SUPPLY

+5V Supply Current

IVDD

VR_ON = 3.3V

2.9

VR_ON = 0V

+3.3V Supply Current

Battery Supply Current

VIN Input Resistance

Power-On-Reset Threshold

SYSTEM AND REFERENCES

I3V3

IVIN

RVIN

PORr

PORf

No load on CLK_EN#

VR_ON = 0V

VR_ON = 3.3V

VDD rising

VDD falling

900

4.35

4.00

4.15

System Accuracy

%Error

No load; closed loop, active mode range

-0.5

(VCC_CORE) VID = 0.75V - 1.50V

VID = 0.5V - 0.7375V

-8

VID = 0.3 - 0.4875V

-15

VBOOT

Maximum Output Voltage

Minimum Output Voltage

VID Off State

VCC_CORE(max) VID = [0000000]

VCC_CORE(min) VID = [1100000]

VID = [1111111]

1.176

1.200

1.500

0.300

0.0

RBIAS Voltage

CHANNEL FREQUENCY

RBIAS = 147kΩ

1.45

1.47

Nominal Channel Frequency

Adjustment Range

fSW(nom) Rfset = 7kΩ, 3 channel operation, Vcomp = 2V 285

300

See Equation 4 Rfset selection

200

AMPLIFIERS

Droop Amplifier Offset

-0.3

Error Amp DC Gain

Av0

90

Error Amp Gain-Bandwidth Product

GBW

CL= 20pF

18

FB Input Current

IIN(FB)

10

MAX UNITS

3.5

mA

1

µA

1

µA

1

µA

kΩ

4.5

V

V

+0.5

%

+8

mV

+15

mV

1.224

V

V

V

V

1.49

V

315

kHz

500

kHz

+0.3

150

mV

dB

MHz

nA

4

FN9162.1

January 3, 2006

Share Link: