datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

88E1111 View Datasheet(PDF) - Unspecified

Part Name
Description
View to exact match
88E1111 Datasheet PDF : 52 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
88E1111 Product Brief
Integrated 10/100/1000 Ultra Gigabit Ethernet Transceiver
Table 12: Clock/Configuration/Reset/I/O (Continued)
117-TFBGA 96-BCC
Pin #
Pin #
G7
61
128-PQFP Pin Name
Pin #
82
CONFIG[3]
Pin
Ty p e
I
F9
60
81
CONFIG[4]
I
G9
59
80
CONFIG[5]
I
G8
58
79
CONFIG[6]
I
H8
56
77
SEL_FREQ
H9
55
76
XTAL1
I
J9
54
75
XTAL2
0
Description
CONFIG[3] pin configures ANEG[0],
ENA_XC, and DIS_125 options.
Each LED pin is hardwired to a constant
value. The values associated to the CON-
FIG[3] pin are latched at the de-assertion of
hardware reset.
CONFIG[3] pin must be tied to one of the
pins based on the configuration options
selected. They should not be left floating.
CONFIG[4] pin configures
HWCFG_MODE[2:0] options.
CONFIG[5] pin configures DIS_FC,
DIS_SLEEP, and HWCFG_MODE[3]
options.
CONFIG[6] pin configures SEL_TWSI,
INT_POL, and 75/50 OHM options.
Frequency Selection for XTAL1 input
NC = Selects 25 MHz clock input.
Tied low = Selects 125 MHz clock input.
Internally divided to 25 MHz. SEL_FREQ is
internally pulled up.
Reference Clock. 25 MHz ± 50 ppm or 125
MHz ± 50 ppm oscillator input. PLL clocks
are not recommended.
Reference Clock. 25 MHz ± 50 ppm toler-
ance crystal reference. When the XTAL2 pin
is not connected, it should be left floating.
There is no option for a 125 MHz crystal.
See “Crystal Oscillator” Application Note for
details.
Doc. No. MV-S105540-00, Rev. --
Page 28
Document Classification: Proprietary Information
Copyright © 2009 Marvell
March 4, 2009, Advance
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]