datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

74LVQ10M View Datasheet(PDF) - STMicroelectronics

Part Name
Description
View to exact match
74LVQ10M
ST-Microelectronics
STMicroelectronics ST-Microelectronics
74LVQ10M Datasheet PDF : 8 Pages
1 2 3 4 5 6 7 8
74LVQ10
TRIPLE 3-INPUT NAND GATE
s HIGH SPEED:
tPD = 5.3ns (TYP.) at VCC = 3.3 V
s COMPATIBLE WITH TTL OUTPUTS
s LOW POWER DISSIPATION:
ICC = 2µA (MAX.) at TA=25°C
s LOW NOISE:
VOLP = 0.3V (TYP.) at VCC = 3.3V
s 75TRANSMISSION LINE DRIVING
CAPABILITY
s SYMMETRICAL OUTPUT IMPEDANCE:
|IOH| = IOL = 12mA (MIN) at VCC = 3.0 V
s PCI BUS LEVELS GUARANTEED AT 24 mA
s BALANCED PROPAGATION DELAYS:
tPLH tPHL
s OPERATING VOLTAGE RANGE:
VCC(OPR) = 2V to 3.6V (1.2V Data Retention)
s PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 10
s IMPROVED LATCH-UP IMMUNITY
DESCRIPTION
The 74LVQ10 is a low voltage CMOS TRIPLE
3-INPUT NAND GATE fabricated with sub-micron
silicon gate and double-layer metal wiring C2MOS
SOP
TSSOP
ORDER CODES
PACKAGE
SOP
TSSOP
TUBE
74LVQ10M
T&R
74LVQ10MTR
74LVQ10TTR
technology. It is ideal for low power and low noise
3.3V applications.
The internal circuit is composed of 3 stages
including buffer output, which enables high noise
immunity and stable output.
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage.
PIN CONNECTION AND IEC LOGIC SYMBOLS
July 2001
1/8
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]