datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

LC72366 View Datasheet(PDF) - SANYO -> Panasonic

Part Name
Description
View to exact match
LC72366
SANYO
SANYO -> Panasonic SANYO
LC72366 Datasheet PDF : 13 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
LC72358N, 72362N, 72366
Continued from preceding page.
Pin No.
Symbol
I/O
I/O type
67
HOLD
I Input
Function
PLL control and clock stop mode control
Setting this pin low in the hold enabled state disables input to the FMIN and AMIN pins and
sets the EO pin to the high-impedance state.
To enter clock stop mode, set the HOLDEN flag, set this pin low, and execute a CKSTP
instruction.
To clear clock stop mode, set this pin high.
66
PH0/ADI0
65
PH1/ADI1
64
PH2/ADI2
I Input
63
PH3/ADI3
62
PI0/ADI4
61
PI1/ADI5
General-purpose input port/A/D converter shared-function pins
The IOS instruction with PWn = 7 or 8 switches the pin function between general-purpose
input ports and A/D converter inputs.
• General-purpose input port usage
Specify general-purpose input port usage with the IOS instruction with PWn = 7 or 8 in bit
units.
• A/D converter usage
Specify A/D converter usage with the IOS instruction with PWn = 7 or 8 in bit units.
Specify the pin to convert with the IOS instruction with PWn = 1.
Start a conversion with the UCC instruction (b2).
The ADCE flag will be set when the conversion competes.
Note: Executing an input instruction for a port specified for ADI usage will always return
low since input is disabled. These pins must be set up for general-purpose input
port usage before an input instruction is executed.
Input is disabled in clock stop mode.
During the power-on reset, these pins go to the general-purpose input port function.
60
PJ0
General-purpose output ports
59
PJ1
An external pull-up resistor is required since these pins are open-drain circuits.
O N-channel open drain
In clock stop mode, these pins go to the transistor off state (high level output).
58
PJ2
During the power-on reset, these pins are set up as general-purpose output ports and go
57
PJ3
to the transistor off state (high level output).
56
PK0/INT0
55
PK1/INT1
I/O CMOS push-pull
54
PK2
53
PK3
General-purpose I/O/external interrupt shared-function ports
There is no instruction that switches the function of these ports between general-purpose
ports and external interrupt ports. These pins function as external interrupt pins at the point
that the external interrupt enable flag is set.
• General-purpose I/O port usage
These pins can be set for input or output in bit units (bit I/O).
The IOS instruction is used to specify input or output in bit units.
• External interrupt pin usage
This function can be used by setting the external interrupt enable flags (INT0EN and
INT1EN) in status register 2. The corresponding pin must be set up for input.
To enable interrupt operation, the interrupt enable flag (INTEN) in status register 1 also
must be set.
The IOS instruction with PWn = 3, b1 = INT1, and b0 = INT0 is used to select rising or
falling edge detection.
In clock stop mode, input is disabled and these pins go to the high impedance state.
During the power-on reset, these pins function as general-purpose input ports.
52 to
45
PL0 to PL3
PM0 to PM3
I/O CMOS push-pull
General-purpose I/O ports
The IOS instruction is used to specify input or output.
In clock stop mode input is disabled and these pins go to the high impedance state.
During the power-on reset, these pins function as general-purpose input ports.
Continued on next page.
No. 5065-9/13
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]