datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

LC72358N View Datasheet(PDF) - SANYO -> Panasonic

Part Name
Description
View to exact match
LC72358N
SANYO
SANYO -> Panasonic SANYO
LC72358N Datasheet PDF : 13 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
LC72358N, 72362N, 72366
Continued from preceding page.
Pin No.
76
73
31
Symbol
VSS
VDD
VDD
I/O
——
I/O type
Power supply connections
Function
75
FMIN
I Input
FM VCO (local oscillator) input
This pin is selected by the PLL instruction CW1 (b1, b0 are ignored).
Capacitor coupling must be used for signal input.
Input is disabled when the HOLD pin is set low in the hold enable state.
Input is disabled in clock stop mode, during the power-on reset, and in the PLL stop state.
74
AMIN
I Input
72
SUBPD
O CMOS tristate
AM VCO (local oscillator) input
This pin is selected and the band set by the PLL instruction CW1 (b1, b0).
b1 b0
Band
1 0 2 to 40 MHz (SW)
1 1 0.5 to 10 MHz (MW, LW)
Capacitor coupling must be used for signal input.
Input is disabled when the HOLD pin is set low in the hold enable state.
Input is disabled in clock stop mode, during the power-on reset, and in the PLL stop state.
Sub-charge pump output
This pin, in combination with the main charge pump, allows the construction of a high-
speed locking circuit.
The DZC instruction controls the sub-charge pump.
b3 b2
Operation
0 0 High impedance
0 1 Only operates in the unlocked state (450 kHz)
1 0 Only operates in the unlocked state (900 kHz)
1 1 Normal operation
This pin goes to the high-impedance state when the HOLD pin is set low in the hold enable
state.
This pin goes to the high-impedance state in clock stop mode, during the power-on reset,
and in the PLL stop state.
71
EO3
O CMOS tristate
Second PLL charge pump output
This pin outputs a low level when the frequency generated by dividing the local oscillator
signal frequency by N is higher than the reference frequency, and a high level when that
frequency is lower.
This pin goes to the high-impedance state when the frequencies match. (Note that this
pin’s output logic is the opposite of that of the EO1 and EO2 pins.)
This pin goes to the high-impedance state when the HOLD pin is set low in the hold enable
state.
This pin goes to the high-impedance state in clock stop mode, during the power-on reset,
and in the PLL stop state.
Continued on next page.
No. 5065-7/13
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]