datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

M38747MCT-XXXG View Datasheet(PDF) - MITSUBISHI ELECTRIC

Part Name
Description
View to exact match
M38747MCT-XXXG Datasheet PDF : 92 Pages
First Prev 41 42 43 44 45 46 47 48 49 50 Next Last
MITSUBISHI MICROCOMPUTERS
3874 Group
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
qSerial I/O3 Operation
An internal or external synchronous clock can be selected as the
serial transfer synchronous clock by the serial I/O3 synchronous
clock selection bits of the serial I/O3 control register 1.
Since the internal synchronous clock has its own built-in divider, 8
types of clocks can be selected by the serial I/O3 internal synchro-
nous clock selection bits of the serial I/O3 control register 3.
Either I/O port or handshake I/O signal function can be selected
for the P85/SRDY3, P86/SBUSY3, and P87/SSTB3 pins by the serial
I/O3 synchronous clock selection bits (P87/SSTB3 pin control bits)
of the serial I/O3 control register 1 or the P85/SRDY3•P86/SBUSY3
pin control bits of the serial I/O3 control register 2.
CMOS output or N-channel open-drain output can be selected for
the SCLK3 and SOUT3 output pins by the P82/SOUT3 • P84/SCLK3 P-
channel output disable bit of the serial I/O3 control register 2.
The SOUT3 output control bit of the serial I/O3 control register 2
can be used to select the status of the SOUT3 pin when serial data
is not transferred; either output active or high-impedance. How-
ever, when selecting an external synchronous clock, the SOUT3
pin can go to the high-impedance status by setting the SOUT3 out-
put control bit to “1” when SCLK3 input is at “H” after transfer
completion. When the next serial transfer begins and SCLK3 goes
to “L”, the SOUT3 output control bit is automatically reset to “0” and
goes to an output active status.
Regardless of selecting an internal or external synchronous clock,
the serial transfer has both a full duplex mode as well as a trans-
mit-only mode. These modes are set by the transfer mode
selection bit of serial I/O3 control register 1.
LSB first or MSB first can be selected for the input/output order of
the serial transfer bit string by the serial I/O3 transfer direction se-
lection bit of serial I/O3 control register 1.
In order to use serial I/O3, the following process must be followed
after all of the above set have been completed: First, select any
one of 8-bit serial I/O, arbitrary bit serial I/O, or auto-transfer serial
I/O by setting the serial transfer selection bits of the serial I/O3
control register 1. Then, enable the serial I/O by setting the serial
I/O initialization bit of the serial I/O3 control register 1 to “1”.
Whether using an internal or external synchronous clock, set the
serial I/O initialization bit to “0” when terminating a serial transfer
during the transmission.
b7
b0
Serial I/O3 control register 3
(SIO3CON3 (SC33) : address 0016 16)
Auto-transfer interval set bit
00000: 2 cycles of transfer clock
00001: 3 cycles of transfer clock
:
11110: 32 cycles of transfer clock
11111: 33 cycles of transfer clock
Written to latch
Read from decrement counter
Serial I/O3 internal synchronous clock selection bits
000: f(XIN)/4 or f(XCIN)/4
001: f(XIN)/8 or f(XCIN)/8
010: f(XIN)/16 or f(XCIN)/16
011: f(XIN)/32 or f(XCIN)/32
100: f(XIN)/64 or f(XCIN)/64
101: f(XIN)/128 or f(XCIN)/128
110: f(XIN)/256 or f(XCIN)/256
111: f(XIN)/512 or f(XCIN)/512
Fig. 36 Structure of serial I/O3 control register 3
42
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]