datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

M38747MCT-XXXG View Datasheet(PDF) - MITSUBISHI ELECTRIC

Part Name
Description
View to exact match
M38747MCT-XXXG Datasheet PDF : 92 Pages
First Prev 31 32 33 34 35 36 37 38 39 40 Next Last
MITSUBISHI MICROCOMPUTERS
3874 Group
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
qSerial I/O2 Operation
When writing to the serial I/O2 register (001F16), the serial I/O2
counter is set to “7”.
After the write is completed, data is output from the SOUT2 pin
each time the transfer clock goes from “H” to “L”. In addition, each
time the transfer clock goes from “L” to “H”, the contents of the se-
rial I/O2 register are shifted by 1 bit data is simultaneously
received from the SIN2 pin.
When selecting an internal clock as the transfer clock source, the
serial I/O2 counter goes to “0” by counting the transfer clock 8
times, and the transfer clock stops at “H”, and the interrupt request
bit is set to “1”. In addition, the SOUT2 pin becomes the high-im-
pedance state after the completion of data transfer. (Bit 7 of the
serial I/O2 control register does not go to “1” and only the SOUT2
pin becomes the high-impedance state.)
When selecting an external clock as the transfer clock source, the
interrupt request bit is set when counting the transfer clock 8
times. However, the transfer clock does not stop, so that control
the clock externally. The SOUT2 pin does not become the high-im-
pedance state after completion of data transmit.
In order to set the SOUT2 pin to the high-impedance state when
selecting an exter nal clock, set “1” to bit 7 of the ser ial
I/O2 control register after completion of data transmit. Also, make
sure that SCLK2 is at “H” for this process. When the next data is
transmitted (falling of transfer clock), bit 7 of the serial I/O2 control
register goes to “0” and the SOUT2 pin goes to an active state.
Synchronous clock
Transfer clock
Serial I/O2 register
write signal
Serial I/O2 output
SOUT2
Serial I/O2 input
SIN2
D0
D1
D2
D3
D4
D5
D6
(Note)
D7
Note: When selecting an internal clock after completion of data transmit, the S OUT2 pin
becomes the high-impedance state.
Fig. 33 Serial I/O2 timing (LSB first)
Interrupt request
bit set
39
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]