datasheetbank_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

NT128D64S88A0G View Datasheet(PDF) - Nanya Technology

Part Name
Description
View to exact match
NT128D64S88A0G
Nanya
Nanya Technology Nanya
NT128D64S88A0G Datasheet PDF : 15 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
NT128D64S88A0G
128MB : 16M x 64
PC2100 / PC1600 Unbuffered DIMM
Operating, Standby, and Refresh Currents
( TA = 0 °C ~ 70 °C ; VDDQ = 2.5V ± 0.2V; VDD = 2.5V ± 0.2V, See AC Characteristics)
Symbol
Parameter/Condition
PC1600
Operating Current: one bank; active / precharge; t RC =t RC (MIN) ;
I DD0 tCK = tCK (MIN) ; DQ, DM, and DQS inputs changing twice per clock cycle;
600
address and control inputs changing once per clock cycle
Operating Current: one bank; active / read / precharge; Burst = 2;
I DD1 t RC = t RC (MIN) ; CL = 2.5; t CK = t CK (MIN) ;I OUT = 0mA;
720
address and control inputs changing once per clock cycle
Precharge Power-Down Standby Current:
I DD2P
120
all banks idle; power-down mode; CKE <= VIL (MAX) ; t CK = t CK (MIN)
Idle Standby Current: CS >= V IH (MIN) ; all banks idle; CKE >= V IH(MIN);
I DD2N
240
t CK = t CK (MIN) ; address and control inputs changing once per clock cycle
Active Power-Down Standby Current: one bank active;
I DD3P
120
power-down mode; CKE <= V IL (MAX) ; t CK = t CK (MIN)
Active Standby Current: one bank; active / precharge; CS >= V IH (MIN);
CKE >= VIH (MIN) ; t RC = t RAS (MAX) ; t CK = t CK (MIN) ; DQ, DM, and DQS
I DD3N
400
inputs changing twice per clock cycle;
address and control inputs changing once per clock cycle
Operating Current: one bank; Burst = 2; reads; continuous burst;
address and control inputs changing once per clock cycle;
I DD4R
DQ and DQS outputs changing twice per clock cycle; CL = 2.5;
1040
t CK = t CK (MIN) ; I OUT = 0mA
Operating Current: one bank; Burst = 2; writes; continuous burst;
address and control inputs changing once per clock cycle;
I DD4W
920
DQ and DQS inputs changing twice per clock cycle; CL=2.5;
t CK = t CK (MIN)
I DD5 Auto-Refresh Current:
t RC = t RFC (MIN)
t RC = 15.625 µs
1280
126
I DD6 Self-Refresh Current: CKE <= ?0.2V
16
1. I DD specifications are tested after the device is properly initialized.
2. Input slew rate = 1V/ ns .
3. Enables on-chip refresh and address counters.
4. Current at 15.625 µs is time averaged value of I DD5 at t RFC MIN and I DD2P over 15.625 µs.
PC2100
680
Unit Notes
mA
1,2
880
mA
1,2
120
mA
1,2
280
mA
1,2
120
mA
1,2
480
mA
1,2
1320
mA
1,2
1200
1360
126
16
mA
1,2
mA
1,2
mA
1,2,4
mA
1,2,3
REV1.0 / June 2001
10
© NANYA TECHNOLOGY CORP.
NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.
 

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]