74HC/HCT192 View Datasheet(PDF) - Philips Electronics
Part Name
Description
View to exact match
74HC/HCT192 Datasheet PDF : 13 Pages
| |||
Philips Semiconductors
Presettable synchronous BCD decade
up/down counter
Product specification
74HC/HCT192
AC CHARACTERISTICS FOR 74HCT
GND = 0 V; tr = tf = 6 ns; CL = 50 pF
SYMBOL
PARAMETER
tPHL/ tPLH
tPHL/ tPLH
tPHL/ tPLH
tPHL/ tPLH
tPHL
tPHL/ tPLH
tPHL/ tPLH
tPHL/ tPLH
tPHL/ tPLH
tTHL/ tTLH
propagation delay
CPU, CPD to Qn
propagation delay
CPU to TCU
propagation delay
CPD to TCD
propagation delay
PL to Qn
propagation delay
MR to Qn
propagation delay
Dn to Qn
propagation delay
PL to TCU, PL to TCD
propagation delay
MR to TCU, MR to TCD
propagation delay
Dn to TCU, Dn to TCD
output transition time
Tamb (°C)
TEST CONDITIONS
74HCT
+25
−40 to +85
−40 to +125
UNIT
VCC
(V)
WAVEFORMS
min. typ. max. min. max. min. max.
23 43
54
65 ns 4.5 Fig.7
16 30
38
45 ns 4.5 Fig.8
17 30
38
45 ns 4.5 Fig.8
28 46
58
69 ns 4.5 Fig.9
24 40
50
60 ns 4.5 Fig.10
36 62
78
93 ns 4.5 Fig.9
36 64
80
96 ns 4.5 Fig.12
36 64
80
96 ns 4.5 Fig.12
33 58
73
87 ns 4.5 Fig.12
7 15
19
22 ns 4.5 Fig.10
tW
up, down clock pulse width 25 14
31
38
HIGH or LOW
tW
master reset pulse width 16 6
HIGH
20
24
tW
parallel load pulse width 20 10
25
30
LOW
trem
removal time
PL to CPU, CPD
trem
removal time
MR to CPU, CPD
tsu
set-up time
Dn to PL
10 1
10 2
16 8
13
15
13
15
20
24
th
hold time
Dn to PL
0 −6
0
0
th
hold time
20 9
CPU to CPD, CPD to CPU
25
30
fmax
maximum up, down clock 20 41
16
13
pulse frequency
ns 4.5 Fig.7
ns 4.5 Fig.10
ns 4.5 Fig.9
ns 4.5 Fig.9
ns 4.5 Fig.10
ns 4.5 Fig.11 note:
CPU = CPD =
HIGH
ns 4.5 Fig.11
ns 4.5 Fig.13
MHz 4.5 Fig.7
December 1990
10
|
|
Share Link: 