datasheetbank_Logo   Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site
Part Name :   

LM12454CIV-2006 View Datasheet(PDF) - National ->Texas Instruments

Part NameDescriptionManufacturer
LM12454CIV(2006) 12-Bit + Sign Data Acquisition System with Self-Calibration National-Semiconductor
National ->Texas Instruments National-Semiconductor
LM12454CIV Datasheet PDF : 36 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Absolute Maximum Ratings
(Notes 1, 2)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
Supply Voltage (VA+ and VD+)
Voltage at Input and Output Pins,
except analog inputs
Voltage at Analog Inputs
|VA+ − VD+|
Input Current at Any Pin (Note 3)
Package Input Current (Note 3)
Power Dissipation, PQFP
(TA = 25˚C) (Note 4)
Storage Temperature
Lead Temperature
PQFP, Infrared, 15 sec.
PLCC, Solder, 10 sec.
ESD Susceptibility (Note 5)
6.0V
−0.3V to (V+ + 0.3V)
− 5V to (V+ + 5V)
300 mV
±5 mA
±20 mA
875 mW
−65˚C to +150˚C
+300˚C
+250˚C
1.5 kV
See AN-450 “Surface Mounting Methods and Their Effect on
Product Reliability” for other methods of soldering surface
mount devices.
Package Thermal Resistances
Package
44-Lead PQFP
44-Lead PLCC
θJA
47˚C / W
50˚C / W
Operating Ratings (Notes 1, 2)
Temperature Range
(Tmin TA Tmax)
Supply Voltage
VA+, VD+
|VA+ − VD+|
VIN+ Input Range
VIN− Input Range
VREF+ Input Voltage
VREF− Input Voltage
VREF+ − VREF−
VREF Common Mode
Range (Note 16)
TJ(MAX)
−40˚C TA 85˚C
3.0V to 5.5V
100 mV
GND VIN+ VA+
GND VIN− VA+
1V VREF+ VA+
0V VREF− VREF+ − 1V
1V VREF VA+
0.1 VA+ VREFCM 0.6 VA+
150˚C
Reliability Information -
Transistor Count
Device Type
P-Chan MOS Transistor
N-Chan MOS Transistor
Parasitic Vertical Bipolar Junction Transistor
Parasitic Lateral Bipolar Junction Transistor
TOTAL Transistors
Nmber
12,232
15,457
4
2
27,695
Converter Characteristics (Notes 6, 7, 8, 9)
The following specifications apply to the LM12454, LM12458, and LM12H458 for VA+ = VD+ = 5V, VREF+ = 5V, VREF− = 0V,
12-bit + sign conversion mode, fCLK = 8.0 MHz (LM12H458) or fCLK = 5.0 MHz (LM12454/8), RS = 25, source impedance for
VREF+ and VREF− 25, fully-differential input with fixed 2.5V common-mode voltage, and minimum acquisition time unless
otherwise specified. Boldface limits apply for TA = TJ = TMIN to TMAX; all other limits TA = TJ = 25˚C.
Symbol
Parameter
Conditions
Typical
Limits
(Note 10) (Note 11)
Units
ILE
Integral Linearity Error (Notes 12, 17) After Auto-Cal
±1/2
±1
LSB (max)
TUE
Total Unadjusted Error(Note 12)
After Auto-Cal
±1
LSB
Resolution with No Missing Codes
(Note 12)
After Auto-Cal
13
Bits (max)
DNL
Differential Non-Linearity
After Auto-Cal
±34
LSB (max)
Zero Error (Notes 13, 17)
After Auto-Cal
LM12H458
±1/2
±1
±1.5
LSB (max)
Positive Full-Scale Error (Notes 12, 17) After Auto-Cal
±1/2
±2
LSB (max)
Negative Full-Scale Error (Notes 12,
17)
After Auto-Cal
±1/2
±2
LSB (max)
DC Common Mode Error (Note 14)
±2
±3.5
LSB (max)
8-Bit + Sign and “Watchdog” Mode
ILE
Integral Linearity Error (Note 12)
±1/2
LSB (max)
TUE
8-Bit + Sign and “Watchdog” Mode
Total Unadjusted Error
After Auto-Zero
±1/2
±3/4
LSB (max)
8-Bit + Sign and “Watchdog” Mode
Resolution
9
Bits (max)
with No Missing Codes
www.national.com
4
Direct download click here
 

Share Link : National-Semiconductor
All Rights Reserved © datasheetbank.com 2014 - 2019 [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]