datasheetbank_Logo   Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site
Part Name :   

M74HC4022M1R View Datasheet(PDF) - STMicroelectronics

Part NameDescriptionManufacturer
M74HC4022M1R OCTAL COUNTER/DIVIDER ST-Microelectronics
STMicroelectronics ST-Microelectronics
M74HC4022M1R Datasheet PDF : 12 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
. HIGH SPEED
fMAX = 57 MHz (TYP.) at VCC = 5 V
. LOW POWER DISSIPATION
ICC 4 µA (MAX.) at TA = 25 °C
. HIGH NOISE IMMUNITY
VNIH = VNIL = 28 % VCC (MIN.)
. OUTPUT DRIVE CAPABILITY
10 LSTTL LOADS
. SYMMETRICAL OUTPUT IMPEDANCE
|IOH| = IOL = 4 mA (MIN.)
. BALANCED PROPAGATION DELAYS
tPLH = tPHL
. WIDE OPERATING VOLTAGE RANGE
VCC (OPR) = 2 V to 6 V
. PIN AND FUNCTION COMPATIBLE
WITH 4022B
M54HC4022
M74HC4022
OCTAL COUNTER/DIVIDER
B1R
(Plastic Package)
F1R
(Ceramic Package)
M 1R
(Micro Package)
C1R
(Chip Carrier)
ORDER CODES :
M54HC4022F1R M74HC4022M1R
M74HC4022B1R M74HC4022C1R
PIN CONNECTIONS (top view)
DESCRIPTION
The M54/74HC4022 is a high speed CMOS OCTAL
COUNTER/DIVIDER fabricated in silicon gate
C2MOS technology.
It has the same high speed performance of LSTTL
combined with true CMOS low power consumption.
It contains a 4-stage divide-by-8 Johnson counter
with 8 decoded outputs (Q0-Q7) and a Carry-out bit.
This counter is advanced on the positive edge of the
clock signal when CLOCK ENABLE input is held
low, or is advanced on the negative edge of clock
enable signal when CLOCK input is held high, and
the selected one of eight outputs goes high. Holding
the CLEAR input high clears the counter to zero re-
gardless of the other input conditions. All inputs are
equipped with protection circuits against static dis-
charge and transient excess voltage.
NC =
No Internal
Connection
October 1992
1/12
Direct download click here
 

Share Link : ST-Microelectronics
All Rights Reserved © datasheetbank.com 2014 - 2019 [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]